eeeians: EE8351 DLC- Digital Logic Circuits Engineering Syllabus

2 Column CSS Layout - concise design

Anna University Regulation 2017 ELECTRICAL AND ELECTRONICS ENGINEERING(EEE) 3RD SEM EE8351 DLC – Digital Logic Circuits Engineering Syllabus

EE8351 DIGITAL LOGIC CIRCUITS ENGINEERING L T P C 3 0 0 3

OBJECTIVES:

To study various number systems and simplify the logical expressions using Boolean functions
To study combinational circuits
To design various synchronous and asynchronous circuits.
To introduce asynchronous sequential circuits and PLDs
To introduce digital simulation for development of application oriented logic circuits.

UNIT I NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES

Review of number systems, binary codes, error detection and correction codes (Parity and Hamming code) – Digital Logic Families -comparison of RTL, DTL, TTL, ECL and MOS families -operation, characteristics of digital logic family.

UNIT II COMBINATIONAL CIRCUITS 6+6

Combinational logic – representation of logic functions-SOP and POS forms, K-map representations – minimization using K maps – simplification and implementation of combinational logic – multiplexers and de multiplexers – code converters, adders, subtractors, Encoders and Decoders. www.studentsfocus.com 44

UNIT III SYNCHRONOUS SEQUENTIAL CIRCUITS 6+6

Sequential logic- SR, JK, D and T flip flops – level triggering and edge triggering – counters – asynchronous and synchronous type – Modulo counters – Shift registers – design of synchronous sequential circuits – Moore and Melay models- Counters, state diagram; state reduction; state assignment.

UNIT IV ASYNCHRONOUS SEQUENTIAL CIRCUITS AND PROGRAMMABILITY LOGIC DEVICES 6+6

Asynchronous sequential logic circuits-Transition tability, flow tability-race conditions, hazards &errors in digital circuits; analysis of asynchronous sequential logic circuitsintroduction to Programmability Logic Devices: PROM – PLA –PAL, CPLD-FPGA.

UNIT V VHDL 6+6

RTL Design – combinational logic – Sequential circuit – Operators – Introduction to Packages – Subprograms – Test bench. (Simulation /Tutorial Examples: adders, counters, flip flops, Multiplexers & De multiplexers).

OUTCOMES:

Ability to design combinational and sequential Circuits.
Ability to simulate using software package.
Ability to study various number systems and simplify the logical expressions using Boolean functions
Ability to design various synchronous and asynchronous circuits.
Ability to introduce asynchronous sequential circuits and PLDs
Ability to introduce digital simulation for development of application oriented logic circuits